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Abstract
The Belle II experiment at the SuperKEKB collider in Japan is designed to indirectly probe new physics using approximately 50
times the data recorded by its predecessor. An accurate determination of the decay-point position of subatomic particles such as
beauty and charm hadrons as well as a precise measurement of low-momentum charged particles will play a key role in this pursuit.
These will be accomplished by an inner tracking device comprising two layers of pixelated silicon detector and four layers of silicon
vertex detector based on double-sided microstrip sensors. We describe herein the design, prototyping and construction efforts of
the Belle-II silicon vertex detector.
Keywords: Belle II, SVD, Origami assembly, APV25 chip, CO2 cooling
PACS: 29.40.Gx, 29.40.Wk, 07.50.Qx
1. Introduction
The discovery of a new particle, which is consistent with the
Higgs boson within the current experimental uncertainties, by
the ATLAS [1] and CMS [2] experiments at the LHC seems
to complete the story of the standard model. The focus is
now geared towards deciphering the next fundamental layer
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of physics, often referred to as “new physics”, as the standard
model has several shortcomings. For instance, it does not have
a suitable dark-matter candidate, nor can it fully account for the
observed matter-antimatter asymmetry in universe.
As a next-generation flavor experiment, Belle II [3] at the
SuperKEKB collider [4] is expected to play a pivotal role in
the above pursuit. Using a huge sample of e+e− collision data
recorded at various Υ(nS ) resonances, about 50 times that of its
predecessor experiment (Belle [5]), it will indirectly probe new
physics at an unprecedented level. Measurements of charge-
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parity violation asymmetry in the decays of beauty and charm
hadrons constitute a key experimental approach for Belle II.
The studies hinge on an accurate determination of decay-point
positions of these hadrons as well as a precise measurement of
low-momentum charged particles. These important tasks are
accomplished by a sophisticated inner tracking device compris-
ing two layers of pixelated silicon detector (PXD) and four lay-
ers of silicon vertex detector (SVD) based on double-sided mi-
crostrip sensors.
We report herein the design, prototyping and construction ef-
forts of the Belle-II SVD. Details on the PXD can be found at
Ref. [6].
2. Silicon Vertex Detector
The PXD and SVD are the two innermost subdetectors of
the Belle II experiment. They nicely complement each other in
providing information of excellent spatial granularity and tim-
ing resolution. The resulting impact parameter resolution im-
proves by a factor of two compared to Belle, from 40 down to
20 µm [3]. Furthermore, the reconstruction efficiency of low-
momentum particles and relatively long-lived particles such as
K0S mesons is improved, thanks to the extended outermost SVD
layer. The radii of the inner two PXD layers (Layer 1 and
2) are 14 and 22 mm, while the radii of the outer four SVD
layers (Layer 3 through 6) are 38, 80, 115, and 140 mm. In
comparison, Belle had the outermost SVD layer at a radius of
88 mm [7].
Figure 1: A cut-off view of the Belle-II silicon vertex detector.
Figure 1 shows a cut-off view of the SVD. Its L3, L4, L5,
and L6 (L stands for Layer) are respectively composed of 7,
10, 12, and 14 modules or ‘ladders’ with a polar-angle cover-
age of 17◦ < θ < 150◦. The asymmetry reflects the forward
boost of the center-of-mass system arising due to a difference
in energies (4 on 7 GeV) of the colliding e+ and e− beams. The
L3 ladders are straight in shape, while those for L4-6 exhibit a
slanted structure in the forward side. The corresponding slant
angles are 11.9◦, 17.2◦ and 21.1◦. The idea behind this lantern-
like layout is to reduce the material budget and number of read-
out channels without compromising the performance. Clearly,
these benefits come at the cost of a fairly complex mechanical
structure.
3. Sensors and Readout ASIC
Three types of double-sided silicon microstrip detectors
(DSSDs) are used in the SVD, all having the same length of
12.3 cm and thickness of 300 or 320 µm. The large rectangular
DSSDs are 5.8 cm wide and fully utilize the available space on
a 6-inch wafer. A smaller width (3.8 cm) is chosen for L3 to en-
sure that the DSSDs are aranged in a circular fashion around the
PXD. The width of the trapezoidal DSSDs in the forward part
ranges between 3.8 to 5.8 cm. Table 1 lists the specifications of
various DSSDs used in the SVD.
Table 1: Specifications of various DSSDs used in the SVD.
Type # strip # strip Strip pitch Strip pitch Active area
p-side n-side p-side (µm) n-side (µm) (mm2)
Small 768 768 50 160 4716
Large 768 512 75 240 7073
Trape. 768 512 50-75 240 5890
The longer strips on the p-side are placed along the z axis
(parallel to the beam direction) and the shorter strips on the
n-side are located on the transverse x-y plane. The p-side of
the L4-6 DSSDs faces the beam pipe, while the L3 DSSDs are
oppositely arranged. Both small and large rectangular DSSDs
are fabricated by Hamamatsu Photonics in Japan, and the trape-
zoidal ones by Micron Semiconductor in the UK.
To cope with the high particle rates expected at Belle II, the
DSSDs require fast readout electronics with a short integration
(shaping) time. A pipeline is also necessary to allow a dead-
time free data taking. Furthermore, a radiation tolerance up to
100 kGy is desirable. The APV25 readout chip [8], originally
developed for CMS, is found to satisfy all these requirements.
It has a shaping time of 50 ns, compared to 800 ns of the VA1TA
chip used in Belle, a pipeline depth of 192 cells, and a nomi-
nal clock speed of 40 MHz. These chips are fabricated using a
0.25 µm CMOS process and can withstand a radiation dose of
over 1 MGy.
Due to faster shaping of the APV25 chip compared to
VA1TA, a smaller input capacitance is required for the amplifier
to retain signal-to-noise ratio. This also means that concate-
nations of several DSSDs, as was done for Belle, are simply
prohibitive necessitating the need to place the readout ASIC as
close to the DSSD as possible. These conflicting requirements
are met by the so-called “origami” chip-on-sensor design [9].
4. Origami Chip-on-sensor Design
The full L3 ladder, and the forward and backward DSSDs in
L4-6 adopt an edge-side readout scheme with fanouts, similar
to Belle. On the other hand, the central DSSDs (one, two, and
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three for an L4, L5, and L6 ladder, respectively) rely on the
origami concept. This novel scheme helps minimize the dis-
tance between the DSSD and the readout electronics, which in
turn reduces the capacitive noise. The origami is a three-layer
flexible fanout circuit (FlexPA) made of polymide. It has ten
APV25 chips for reading out the sensors. Table 2 describes the
number of ladders for each SVD layer, the number of DSSDs
and origamis per ladder, and the number of APV25 chips per
DSSD.
Table 2: Number of ladders, DSSDs, origamis and APV25 chips required for
different SVD layers.
Layer Ladders DSSDs/ladder Origamis/ladder APVs/DSSD
L3 7 2 0 12
L4 10 3 1 10
L5 12 4 2 10
L6 16 5 3 10
We need three different kinds of origami FlexPA designs de-
pending on the SVD layer: −z (backward), ce (central), and
+z (forward). All three of them are electrically equivalent dif-
fering only in the length of the tail part, or in the outer shape
in case of origami +z, which is only used in L6. Between the
FlexPA and DSSDs, a 1 mm thick sheet of light-weight styro-
foam (Airex [10]) is inserted. This sheet provides both thermal
and electrical insulation to minimize the heat transfer from the
chips to the DSSDs and to avoid signal cross-talk. The APV25
chips are thinned down to 100 µm for the material budget re-
duction, and are glued to the origami FlexPA by a thin layer of
conductive adhesive. The n-side strips of a DSSD are directly
connected to the chips by wire-bonding and a small fanout cir-
cuit. Those of the p-side are attached by two flexible fanout
circuits, which are bent around the edge of the DSSD and glued
onto the origami FlexPA in front of the APV25 chips. A gluing
robot is used to dispense the glue, while an ultrasonic wedge
bonder used for wire-bonding. Figure 2 shows the key feature
of the origami concept.
Figure 2: The bent flex circuit transmitting the p-side signals (bottom) to the
APV25 chips, which are glued onto the origami FlexPA on the n-side (top). The
green arrow shows the n-side wire bonding connections to the chips.
5. Assembly Procedure
The ladder assembly procedure [11] is complicated and re-
quires several kinds of jigs for each operation involved. The
main purpose of these jigs is to ensure a precise alignment of
the DSSDs during assembly. The total number of jigs required
is different for each layer, being the maximum for L6.
For the ladder assembly, we align the central DSSD(s) with
the p-side at top, glue two fanout circuits on it, and perform
wire-bonding between the readout and fanout circuit pads. We
then flip the DSSD and place it on the assembly bench. At
this stage, we pickup the forward and backward subassemblies
from the multipurpose chuck and place them on the assembly
bench. We use a precision three-dimensional coordinate mea-
suring machine (CMM) to align the sensors within a tolerance
of 10 µm. Each ladder is supported by two ribs made of carbon-
fiber reinforced Airex foam. The rib structure is very light but
extremely stiff. We pick up the forward and backward sub-
assemblies from the assembly bench, and glue them on the ribs.
While assembling the central DSSD we first glue the Airex on
the sensor, glue the origami module on the Airex, and then per-
form wirebonding. The pick-up and placing of the sensors and
flex circuits are accomplished via vacuum chucking. At the
end, we place the plastic clips for holding the cooling pipe (see
below). Figure 3 illustrates a part of the ladder assembly proce-
dure.
Figure 3: A part of the ladder assembly procedure: (left) a DSSD with flex
circuits vacuum chucked on the sensor jig, (middle) the DSSD with flex circuits
placed on the assembly bench, and (right) the DSSD aligned with the XYZθ
stage under the CMM.
On top of all APVs, we place a sheet of glass fiber and sili-
cone rubber composite (Keratherm [12]) that is electrically iso-
lated but thermally conductive. The SVD power dissipation per
active area is estimated to be 60.7 mW/cm2. The APV25 chips
are cooled down to −20◦ C with two-phase CO2 flowing inside
a thin 1.6-mm diameter pipe that is placed on Keratherm. This
cooling has two major advantages: a) it can withstand large
amount of radiation and b) it exhibits an excellent thermome-
chanical behavior. Both the PXD and SVD system share a com-
mon volume, filled with dry nitrogen gas to maintain a stable
temperature and low dew point for avoiding condensation. The
average material budget for one ladder including ribs, DSSDs,
electronics and cooling is about 0.7% of a radiation length.
The construction workflow is split among several sites. The
forward and backward subassemblies are produced at INFN
Pisa and later shipped to other assembly sites: L4 (TIFR), L5
(HEPHY), and L6 (IPMU). The L3 assembly is performed by
the Melbourne group. The R&D for the ladder assembly proce-
dure is now over, and each site has assembled a number of me-
chanical prototypes as well as one or two electrically working
ladders. The latter have been tested with a 90Sr β-ray source or
laser to assess the overall performance and potential defects of
the sensors. We present an L4 mechanical prototype in Figure 4.
Results of the source measurement performed on an electrically
3
working L5 ladder are shown in Figure 5.
Figure 4: An L4 mechanical prototype ladder.
Figure 5: Results of the source measurement performed on an electrically work-
ing L5 ladder: (left) the correlation of cluster charge between the p- and n-side,
and (right) the cluster charge on the p-side fitted with a Landau distribution.
6. Backend Electronics
Figure 6 shows an overview of the whole SVD readout sys-
tem [13]. The analog signals from the APV25 chips are trans-
mitted to flash analog-to-digital converter (FADC) boards via
repeater boards. Each FADC board can receive up to 48 APV25
analog outputs, and performs the analog to digital conversion
for obtaining digitized signals. The digitized signals are de-
coded and further processed on an FPGA, and propagated to a
finesse transmitter board (FTB). The FTB sends the data to the
common pipelined platform for electronics readout (COPPER),
which is the Belle II DAQ interface, through an optical cable
using a unified high-speed serial protocol (belle2link). In par-
allel, the FTB also transmits a replica output to the PXD data
acquistion system using an Aurora link. The COPPER board
performs further data processing and sends the data for storage
via the high-level trigger (HLT) system.
Figure 6: A schematic view of the SVD readout system.
A total of 48 FADC boards and 48 FTBs will be employed
across Belle II. All the components in the SVD readout system
are being developed while prototypes were successfully pro-
duced and tested.
7. Beam Test Results
A test of the complete PXD+SVD readout chain was per-
formed [14] using the electron beam at DESY. The beam energy
was 2 to 6 GeV and 1 T of magnetic field was applied perpen-
dicular to the beam line. The set-up included four SVD test
modules, with one large rectangular DSSD in each, and one
PXD module in a light-tight box, FADC and FTB boards, CO2
cooling, slow control and environmental sensors based on op-
tical fiber sensors. Several aspects were checked. We find the
SVD cluster hit efficiency to be above 99% for tracks within the
fiducial volume. Further, we confirm that the common mode
correction and zero suppression schemes do not deteriorate the
SVD hit efficiency.
8. Conclusions
In summary, the KEKB machine and Belle experiment are
being upgraded to SuperKEKB and Belle II with a goal to in-
directly probe new physics, in which the SVD will play a key
role. We have developed a robust assembly procedure for the
SVD ladder modules after extensive R&D. This includes the
production of dedicated jigs, their fine-tuning and handling,
glue spread control, and wire-bonding parameter tuning. The
most innovative aspect among all has been the origami chip-on-
sensor scheme that enables an excellent signal-to-noise ratio by
reducing the capacitive noise. The assembly procedure is found
to be reproducible allowing us to consistently assemble the lad-
ders with an acceptable mechanical offset and good electrical
quality.
The full-scale production of SVD ladders will start at the be-
ginning of 2016, which will be followed by commissioning in
mid-2017. The first physics run with both PXD and SVD in
will be towards the end of 2018.
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